M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-29 05:03:34 +08:00
Code Issues Projects Releases Wiki Activity

kc705: style

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2018-01-23 00:02:35 +08:00
parent ab7c49d6d0
commit 77192256ea
1 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
artiq/gateware/targets/kc705.py
View File

@ -204,7 +204,7 @@ _urukul = [
]
class _Standalone_Base(MiniSoC, AMPSoC):
class _StandaloneBase(MiniSoC, AMPSoC):
mem_map = {
"cri_con": 0x10000000,
"rtio": 0x20000000,
@ -276,12 +276,12 @@ class _Standalone_Base(MiniSoC, AMPSoC):
self.csr_devices.append("rtio_analyzer")
class NIST_CLOCK(_Standalone_Base):
class NIST_CLOCK(_StandaloneBase):
"""
NIST clock hardware, with old backplane and 11 DDS channels
"""
def __init__(self, **kwargs):
_Standalone_Base.__init__(self, **kwargs)
_StandaloneBase.__init__(self, **kwargs)
platform = self.platform
platform.add_extension(nist_clock.fmc_adapter_io)
@ -377,13 +377,13 @@ class NIST_CLOCK(_Standalone_Base):
self.add_rtio(rtio_channels)
class NIST_QC2(_Standalone_Base):
class NIST_QC2(_StandaloneBase):
"""
NIST QC2 hardware, as used in Quantum I and Quantum II, with new backplane
and 24 DDS channels. Two backplanes are used.
"""
def __init__(self, **kwargs):
_Standalone_Base.__init__(self, **kwargs)
_StandaloneBase.__init__(self, **kwargs)
platform = self.platform
platform.add_extension(nist_qc2.fmc_adapter_io)
@ -457,12 +457,12 @@ _sma_spi = [
]
class SMA_SPI(_Standalone_Base):
class SMA_SPI(_StandaloneBase):
"""
SPI on 4 SMA for PDQ2 test/demo.
"""
def __init__(self, **kwargs):
_Standalone_Base.__init__(self, **kwargs)
_StandaloneBase.__init__(self, **kwargs)
platform = self.platform
self.platform.add_extension(_sma_spi)