M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-25 19:28:26 +08:00
Code Issues Projects Releases Wiki Activity

sayma: rtio clock is jesd fabric clock

Browse Source
This commit is contained in:
Robert Jördens 2018-01-16 18:19:04 +01:00
parent 3eb882b6b7
commit 7405006668
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
artiq/gateware/targets/sayma_amc_standalone.py
View File

@ -220,8 +220,8 @@ class Standalone(MiniSoC, AMPSoC):
self.clock_domains.cd_rtio = ClockDomain() self.clock_domains.cd_rtio = ClockDomain()
self.comb += [ self.comb += [
self.cd_rtio.clk.eq(ClockSignal()), self.cd_rtio.clk.eq(ClockSignal("jesd")),
self.cd_rtio.rst.eq(ResetSignal()) self.cd_rtio.rst.eq(ResetSignal("jesd"))
] ]
self.submodules.rtio_core = rtio.Core(rtio_channels) self.submodules.rtio_core = rtio.Core(rtio_channels)
self.csr_devices.append("rtio_core") self.csr_devices.append("rtio_core")