mirror of
https://github.com/m-labs/artiq.git
synced 2024-12-25 19:28:26 +08:00
test_write_underflow: decrease underflow delay
This commit is contained in:
parent
9042426872
commit
70edc9c5c6
@ -77,7 +77,7 @@ class DRTIOSatellite(Module):
|
||||
self.reset = CSRStorage(reset=1)
|
||||
self.reset_phy = CSRStorage(reset=1)
|
||||
self.tsc_loaded = CSR()
|
||||
# master interface in the rtio domain
|
||||
# master interface in the sys domain
|
||||
self.cri = cri.Interface()
|
||||
self.async_errors = Record(async_errors_layout)
|
||||
|
||||
|
@ -227,16 +227,16 @@ class TestFullStack(unittest.TestCase):
|
||||
errors = yield from saterr.protocol_error.read()
|
||||
self.assertEqual(errors, 0)
|
||||
yield from csrs.underflow_margin.write(0)
|
||||
tb.delay(100)
|
||||
tb.delay(80)
|
||||
yield from tb.write(42, 1)
|
||||
for i in range(12):
|
||||
for i in range(21):
|
||||
yield
|
||||
errors = yield from saterr.protocol_error.read()
|
||||
underflow_channel = yield from saterr.underflow_channel.read()
|
||||
underflow_timestamp_event = yield from saterr.underflow_timestamp_event.read()
|
||||
self.assertEqual(errors, 8) # write underflow
|
||||
self.assertEqual(underflow_channel, 42)
|
||||
self.assertEqual(underflow_timestamp_event, 100)
|
||||
self.assertEqual(underflow_timestamp_event, 80)
|
||||
yield from saterr.protocol_error.write(errors)
|
||||
yield
|
||||
errors = yield from saterr.protocol_error.read()
|
||||
|
Loading…
Reference in New Issue
Block a user