M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-28 20:53:35 +08:00
Code Issues Projects Releases Wiki Activity

updated docstrings for set_cfr1() in ad9910.py

Browse Source
This commit is contained in:
Garrett 2019-11-11 14:40:16 -06:00 committed by Robert Jördens
parent 61ca46ec3f
commit 6d34eb3bb0
1 changed files with 7 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
artiq/coredevice/ad9910.py
View File

@ -360,6 +360,9 @@ class AD9910:
(:const:`RAM_DEST_FTW`, :const:`RAM_DEST_POW`,
:const:`RAM_DEST_ASF`, :const:`RAM_DEST_POWASF`).
:param ram_enable: RAM mode enable.
:param manual_osk_external: Enable OSK pin control in manual OSK mode.
:param osk_enable: Enable OSK mode.
:param select_auto_osk: Select manual or automatic OSK mode
"""
self.write32(_AD9910_REG_CFR1,
(ram_enable << 31) |
@ -630,6 +633,10 @@ class AD9910:
@kernel
def set_frequency(self, frequency):
"""Set the value stored to the AD9910's FTW register
:param frequency: frequency to be stored, in Hz
"""
return self.set_ftw(self.frequency_to_ftw(frequency))
@kernel