M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-25 03:08:27 +08:00
Code Issues Projects Releases Wiki Activity

gateware: remove TTL dead code

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2021-02-07 19:58:02 +08:00
parent bfacd1e5b3
commit 6bd9691ba8
2 changed files with 0 additions and 14 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
artiq/gateware/rtio/phy/ttl_serdes_7series.py
View File

@ -118,10 +118,3 @@ class InOut_8X(ttl_serdes_generic.InOut):
serdes = _IOSERDESE2_8X(pad, pad_n)
self.submodules += serdes
ttl_serdes_generic.InOut.__init__(self, serdes)
class Input_8X(ttl_serdes_generic.InOut):
def __init__(self, pad, pad_n=None):
serdes = _ISERDESE2_8X(pad, pad_n)
self.submodules += serdes
ttl_serdes_generic.InOut.__init__(self, serdes)

7
artiq/gateware/rtio/phy/ttl_serdes_ultrascale.py
View File

@ -104,10 +104,3 @@ class InOut(ttl_serdes_generic.InOut):
serdes = _IOSERDESE3(dw, pad, pad_n)
self.submodules += serdes
ttl_serdes_generic.InOut.__init__(self, serdes)
class Input(ttl_serdes_generic.InOut):
def __init__(self, dw, pad, pad_n=None):
serdes = _ISERDESE3(dw, pad, pad_n)
self.submodules += serdes
ttl_serdes_generic.InOut.__init__(self, serdes)