M-Labs
/
artiq
mirror of https://github.com/m-labs/artiq.git
2
0
Fork 2
Code Issues Projects Releases Wiki Activity

ttl/clockgen: expose acc_width

This commit is contained in:
Sebastien Bourdeauducq 2015-07-04 19:21:25 +02:00
parent abd58667b9
commit 65ec6c28f4
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
artiq/coredevice/ttl.py
View File

@ -224,20 +224,21 @@ class TTLClockGen(AutoDB):
def build(self): def build(self):
# in RTIO cycles # in RTIO cycles
self.previous_timestamp = int64(0) self.previous_timestamp = int64(0)
self.acc_width = 24
@portable @portable
def frequency_to_ftw(self, frequency): def frequency_to_ftw(self, frequency):
"""Returns the frequency tuning word corresponding to the given """Returns the frequency tuning word corresponding to the given
frequency. frequency.
""" """
return round(2**24*frequency*self.core.ref_period) return round(2**self.acc_width*frequency*self.core.ref_period)
@portable @portable
def ftw_to_frequency(self, ftw): def ftw_to_frequency(self, ftw):
"""Returns the frequency corresponding to the given frequency tuning """Returns the frequency corresponding to the given frequency tuning
word. word.
""" """
return ftw/self.core.ref_period/2**24 return ftw/self.core.ref_period/2**self.acc_width
@kernel @kernel
def set_mu(self, frequency): def set_mu(self, frequency):