mirror of
https://github.com/m-labs/artiq.git
synced 2024-12-25 11:18:27 +08:00
wrpll: remove unnecessary delay
Counting now happens in the sys domain with no CDC between counter and CPU.
This commit is contained in:
parent
f57f235dca
commit
642a305c6a
@ -269,7 +269,6 @@ fn get_frequencies() -> (u32, u32, u32) {
|
||||
csr::wrpll::frequency_counter_update_en_write(1);
|
||||
clock::spin_us(200_000); // wait for at least one update
|
||||
csr::wrpll::frequency_counter_update_en_write(0);
|
||||
clock::spin_us(1);
|
||||
let helper = csr::wrpll::frequency_counter_counter_helper_read();
|
||||
let main = csr::wrpll::frequency_counter_counter_rtio_read();
|
||||
let cdr = csr::wrpll::frequency_counter_counter_rtio_rx0_read();
|
||||
|
Loading…
Reference in New Issue
Block a user