M-Labs
/
artiq
mirror of https://github.com/m-labs/artiq.git
2
0
Fork 2
Code Issues Projects Releases Wiki Activity

fir: force dsp48

This commit is contained in:
Robert Jördens 2016-12-13 22:32:27 +01:00
parent 8381db279f
commit 641d109786
2 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/gateware/dsp/fir.py
View File

@ -65,6 +65,7 @@ class FIR(Module):
if c == 0 or c in coefficients[i + 1:]:
continue
m = Signal((width + shift, True))
m.attr.add("use_multiplier")
self.sync += m.eq(c*reduce(add, [
xj for xj, cj in zip(x[::-1], coefficients) if cj == c
]))
@ -108,6 +109,7 @@ class ParallelFIR(Module):
if c == 0 or c in coefficients[i + 1:]:
continue
m = Signal((width + shift, True))
m.attr.add("use_multiplier")
self.sync += m.eq(c*reduce(add, [
xj for xj, cj in zip(x[-1 - j::-1], coefficients) if cj == c
]))

3
artiq/gateware/targets/phaser.py
View File

@ -169,6 +169,9 @@ class Phaser(MiniSoC, AMPSoC):
ident=artiq_version,
**kwargs)
AMPSoC.__init__(self)
self.platform.toolchain.attr_translate["use_multiplier"] = \
("use_dsp48", "yes")
self.platform.toolchain.bitstream_commands.extend([
"set_property BITSTREAM.GENERAL.COMPRESS True [current_design]",
])