M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2025-01-12 12:03:35 +08:00
Code Issues Projects Releases Wiki Activity

cri: fix routing table depth

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2018-09-12 17:30:55 +08:00
parent edf403b837
commit 5bcd40ff59
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/gateware/rtio/cri.py
View File

@ -130,7 +130,7 @@ class CRIDecoder(Module, AutoCSR):
selected = Signal(slave_bits)
if enable_routing:
self.specials.routing_table = Memory(slave_bits, 8)
self.specials.routing_table = Memory(slave_bits, 256)
rtp_csr = self.routing_table.get_port(write_capable=True)
self.specials += rtp_csr