M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-28 12:48:26 +08:00
Code Issues Projects Releases Wiki Activity

sayma: disable Urukul and Zotino for now

Browse Source 
Ultrascale I/Os are being a pain as usual and the SPI core won't compile.
This commit is contained in:
Sebastien Bourdeauducq 2018-07-17 20:08:21 +08:00
parent 8335085fd6
commit 4fdc20bb11
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
artiq/gateware/targets/sayma_amc.py
View File

@ -474,12 +474,12 @@ class Master(MiniSoC, AMPSoC):
phy = ttl_simple.Output(s)
self.submodules += phy
rtio_channels.append(rtio.Channel.from_phy(phy))
eem.Urukul.add_std(self, 1, 0, ttl_simple.Output,
iostandard="LVDS")
#eem.Urukul.add_std(self, 1, 0, ttl_simple.Output,
# iostandard="LVDS")
eem.DIO.add_std(self, 2, ttl_simple.Output, ttl_simple.Output,
iostandard="LVDS")
eem.Zotino.add_std(self, 3, ttl_simple.Output,
iostandard="LVDS")
#eem.Zotino.add_std(self, 3, ttl_simple.Output,
# iostandard="LVDS")
self.config["HAS_RTIO_LOG"] = None
self.config["RTIO_LOG_CHANNEL"] = len(rtio_channels)