M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-25 03:08:27 +08:00
Code Issues Projects Releases Wiki Activity

test: relax test_rtio.test_loopback

Browse Source 
With SED there are 8 additional FIFO output stages.
This commit is contained in:
Sebastien Bourdeauducq 2017-09-26 17:13:02 +08:00
parent 73043c3464
commit 4e31e9a9ac
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/test/coredevice/test_rtio.py
View File

@ -362,7 +362,7 @@ class CoredeviceTest(ExperimentCase):
rtt = self.dataset_mgr.get("rtt")
print(rtt)
self.assertGreater(rtt, 0*ns)
self.assertLess(rtt, 60*ns)
self.assertLess(rtt, 124*ns)
def test_clock_generator_loopback(self):
self.execute(ClockGeneratorLoopback)