mirror of
https://github.com/m-labs/artiq.git
synced 2024-12-28 12:48:26 +08:00
grabber: only advance when DVAL
This commit is contained in:
parent
bf36786d45
commit
4d73fb5bc9
@ -85,10 +85,12 @@ class Parser(Module, AutoCSR):
|
||||
self.sync.cl += [
|
||||
last_lval.eq(lval),
|
||||
last_fval.eq(fval),
|
||||
pix.x.eq(pix.x + 1),
|
||||
If(dval,
|
||||
pix.x.eq(pix.x + 1),
|
||||
),
|
||||
If(~lval,
|
||||
pix.x.eq(0),
|
||||
If(last_lval, last_x.eq(pix.x)),
|
||||
pix.x.eq(0),
|
||||
If(last_fval & last_lval,
|
||||
pix.y.eq(pix.y + 1)
|
||||
)
|
||||
|
Loading…
Reference in New Issue
Block a user