M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-25 19:28:26 +08:00
Code Issues Projects Releases Wiki Activity

eem: enable DCI for LVDS TTL

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2021-02-10 15:31:25 +08:00
parent 9ef5717de8
commit 49299c00a9
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
artiq/gateware/eem.py
View File

@ -47,15 +47,16 @@ class DIO(_EEM):
cls.add_extension(target, eem, iostandard=iostandard) cls.add_extension(target, eem, iostandard=iostandard)
phys = [] phys = []
dci = iostandard(eem).name == "LVDS"
for i in range(4): for i in range(4):
pads = target.platform.request("dio{}".format(eem), i) pads = target.platform.request("dio{}".format(eem), i)
phy = ttl03_cls(pads.p, pads.n) phy = ttl03_cls(pads.p, pads.n, dci=dci)
phys.append(phy) phys.append(phy)
target.submodules += phy target.submodules += phy
target.rtio_channels.append(rtio.Channel.from_phy(phy)) target.rtio_channels.append(rtio.Channel.from_phy(phy))
for i in range(4): for i in range(4):
pads = target.platform.request("dio{}".format(eem), 4+i) pads = target.platform.request("dio{}".format(eem), 4+i)
phy = ttl47_cls(pads.p, pads.n) phy = ttl47_cls(pads.p, pads.n, dci=dci)
phys.append(phy) phys.append(phy)
target.submodules += phy target.submodules += phy
target.rtio_channels.append(rtio.Channel.from_phy(phy)) target.rtio_channels.append(rtio.Channel.from_phy(phy))