M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-25 03:08:27 +08:00
Code Issues Projects Releases Wiki Activity

ttl_serdes_7series: disable IBUF and INTERM when output

Browse Source
This commit is contained in:
Robert Jördens 2018-02-20 15:33:37 +00:00
parent afc16a67b6
commit 476e4fdd56
1 changed files with 6 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
artiq/gateware/rtio/phy/ttl_serdes_7series.py
View File

@ -75,7 +75,12 @@ class _IOSERDESE2_8X(Module):
i_I=pad_o, o_O=pad_i, i_T=oserdes.t_out,
io_IO=pad)
else:
self.specials += Instance("IOBUFDS",
self.specials += Instance("IOBUFDS_INTERMDISABLE",
p_DIFF_TERM="TRUE",
p_IBUF_LOW_PWR="TRUE",
p_USE_IBUFDISABLE="TRUE",
i_IBUFDISABLE=self.oe,
i_INTERMDISABLE=self.oe,
i_I=pad_o, o_O=pad_i, i_T=oserdes.t_out,
io_IO=pad, io_IOB=pad_n)
self.comb += [