M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-25 03:08:27 +08:00
Code Issues Projects Releases Wiki Activity

gateware: connect CRI switch to kernel CPU.

Browse Source
This commit is contained in:
whitequark 2017-04-05 16:10:53 +00:00
parent 47632f81b1
commit 464202d0aa
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
artiq/gateware/targets/kc705_dds.py
View File

@ -102,6 +102,7 @@ class _NIST_Ions(MiniSoC, AMPSoC):
mem_map = {
"rtio": 0x20000000,
"rtio_dma": 0x30000000,
"cri_con": 0x50000000,
"mailbox": 0x70000000
}
mem_map.update(MiniSoC.mem_map)
@ -151,7 +152,7 @@ class _NIST_Ions(MiniSoC, AMPSoC):
self.submodules.cri_con = rtio.CRIInterconnectShared(
[self.rtio.cri, self.rtio_dma.cri],
[self.rtio_core.cri])
self.csr_devices.append("cri_con")
self.register_kernel_cpu_csrdevice("cri_con")
self.submodules.rtio_moninj = rtio.MonInj(rtio_channels)
self.csr_devices.append("rtio_moninj")