M-Labs/artiq
2
0
Fork 3
mirror of https://github.com/m-labs/artiq.git synced 2025-01-27 19:03:03 +08:00
Code Issues Projects Releases Wiki Activity

sayma_amc: pass RTIO clock frequency to SiPhaser

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2019-01-28 09:49:03 +08:00
parent 3b6f47886e
commit 443d6d8688
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
artiq/gateware/targets/sayma_amc.py
View File

@ -561,7 +561,8 @@ class Satellite(BaseSoC, RTMCommon):
self.config["RTIO_FREQUENCY"] = str(rtio_clk_freq/1e6)
self.submodules.siphaser = SiPhaser7Series(
si5324_clkin=platform.request("si5324_clkin"),
rx_synchronizer=self.rx_synchronizer)
rx_synchronizer=self.rx_synchronizer,
rtio_clk_freq=rtio_clk_freq)
platform.add_platform_command("set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {mmcm_ps}]",
mmcm_ps=self.siphaser.mmcm_ps_output)
platform.add_false_path_constraints(