M-Labs
/
artiq
mirror of https://github.com/m-labs/artiq.git
2
0
Fork 2
Code Issues Projects Releases Wiki Activity

kc705_dds: fix HPC voltages 

* VADJ is 3.3 V due to the DDS card on LPC
* the LVDS standards need to be 2.5 V

* the direction control register on HPC (FMC-DIO to VHDCI)
  was LVCMOS33 but while all the LVDS pairs are at VCCIO=VADJ=3.3 V
  they were instantiated as LVDS_25 (ignoring the wrongly powered bank)
* we now use 2.5 V standards on HPC consistently despite VADJ=3.3 V
  and hope for the best.
This commit is contained in:
Robert Jördens 2018-01-02 12:42:52 +01:00
parent 94b84ebe7c
commit 43686f324b
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/gateware/targets/kc705_dds.py
View File

@ -112,7 +112,7 @@ _zotino = [
Subsignal("clk", Pins("HPC:LA32_N")), Subsignal("clk", Pins("HPC:LA32_N")),
Subsignal("ser", Pins("HPC:LA33_P")), Subsignal("ser", Pins("HPC:LA33_P")),
Subsignal("latch", Pins("HPC:LA32_P")), Subsignal("latch", Pins("HPC:LA32_P")),
IOStandard("LVCMOS33") IOStandard("LVCMOS25")
), ),
("zotino_spi_p", 0, ("zotino_spi_p", 0,
Subsignal("clk", Pins("HPC:LA08_P")), Subsignal("clk", Pins("HPC:LA08_P")),