mirror of
https://github.com/m-labs/artiq.git
synced 2024-12-12 21:26:37 +08:00
RELEASE_NOTES: fix formatting
This commit is contained in:
parent
e9c65abebe
commit
3f5cc4aa10
@ -9,13 +9,13 @@ ARTIQ-8 (Unreleased)
|
|||||||
Highlights:
|
Highlights:
|
||||||
|
|
||||||
* Hardware support:
|
* Hardware support:
|
||||||
- Implemented Phaser-servo. This requires recent gateware on Phaser.
|
- Implemented Phaser-servo. This requires recent gateware on Phaser.
|
||||||
- Implemented Phaser-MIQRO support. This requires the Phaser MIQRO gateware
|
- Implemented Phaser-MIQRO support. This requires the Phaser MIQRO gateware
|
||||||
variant.
|
variant.
|
||||||
- Sampler: fixed ADC MU to Volt conversion factor for Sampler v2.2+.
|
- Sampler: fixed ADC MU to Volt conversion factor for Sampler v2.2+.
|
||||||
For earlier hardware versions, specify the hardware version in the device
|
For earlier hardware versions, specify the hardware version in the device
|
||||||
database file (e.g. ``"hw_rev": "v2.1"``) to use the correct conversion factor.
|
database file (e.g. ``"hw_rev": "v2.1"``) to use the correct conversion factor.
|
||||||
- Metlino and Sayma support has been dropped due to complications with synchronous RTIO clocking.
|
- Metlino and Sayma support has been dropped due to complications with synchronous RTIO clocking.
|
||||||
* CPU (on softcore platforms) and AXI bus (on Zynq) are now clocked synchronously with the RTIO
|
* CPU (on softcore platforms) and AXI bus (on Zynq) are now clocked synchronously with the RTIO
|
||||||
clock, to facilitate implementation of local processing on DRTIO satellites, and to slightly
|
clock, to facilitate implementation of local processing on DRTIO satellites, and to slightly
|
||||||
reduce RTIO latency.
|
reduce RTIO latency.
|
||||||
|
Loading…
Reference in New Issue
Block a user