M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-19 00:16:29 +08:00
Code Issues Projects Releases Wiki Activity

wrpll: fix mulshift

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2020-10-16 22:05:20 +08:00
parent 90017da484
commit 3f076bf79b
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
artiq/gateware/drtio/wrpll/thls.py
View File

@ -552,7 +552,8 @@ class ProcessorImpl(Module):
if pd.multiplier_shifts: if pd.multiplier_shifts:
if len(pd.multiplier_shifts) != 1: if len(pd.multiplier_shifts) != 1:
raise NotImplementedError raise NotImplementedError
multiplier = OpUnit(lambda a, b: a * b >> pd.multiplier_shifts[0], # work around Migen's mishandling of Verilog's cretinous operator width rules
multiplier = OpUnit(lambda a, b: Cat(a, C(0, pd.data_width)) * Cat(b, C(0, pd.data_width)) >> pd.multiplier_shifts[0],
pd.data_width, pd.multiplier_stages) pd.data_width, pd.multiplier_stages)
else: else:
multiplier = NopUnit(pd.data_width) multiplier = NopUnit(pd.data_width)