M-Labs
/
artiq
mirror of https://github.com/m-labs/artiq.git
2
0
Fork 2
Code Issues Projects Releases Wiki Activity

sayma_amc: add placeholder code to use DDMTD signals on v2 hardware

This commit is contained in:
Sebastien Bourdeauducq 2019-03-21 17:37:22 +08:00
parent 2ec5a58c59
commit 33b28f6e56
1 changed files with 11 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
artiq/gateware/targets/sayma_amc.py
View File

@ -585,6 +585,17 @@ class Satellite(BaseSoC, RTMCommon):
self.crg.cd_sys.clk, self.crg.cd_sys.clk,
gth.txoutclk, gth.rxoutclk) gth.txoutclk, gth.rxoutclk)
# placeholder code to test I/O routing and standards
if self.hw_rev == "v2.0":
self.clock_domains.cd_ddmtd_helper = ClockDomain(reset_less=True)
helper_clk = platform.request("ddmtd_helper_clk")
self.specials += Instance("IBUFGDS",
i_I=helper_clk.p, i_IB=helper_clk.n,
o_O=self.cd_ddmtd_helper.clk)
ddmtd = platform.request("ddmtd_results")
self.sync.ddmtd_helper += platform.request("tp16").eq(
ddmtd.rec_clk ^ ddmtd.main_xo)
def main(): def main():
parser = argparse.ArgumentParser( parser = argparse.ArgumentParser(