M-Labs
/
artiq
mirror of https://github.com/m-labs/artiq.git
2
0
Fork 2
Code Issues Projects Releases Wiki Activity

sayma_rtm: minor cleanup

This commit is contained in:
Sebastien Bourdeauducq 2018-07-11 19:02:59 +08:00
parent 7f05e0c121
commit 29e5c95afa
1 changed files with 2 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
artiq/gateware/targets/sayma_rtm.py
View File

@ -102,6 +102,7 @@ class RTMScratch(Module, AutoCSR):
read_data.status.eq(fifo.source.data) read_data.status.eq(fifo.source.data)
] ]
CSR_RANGE_SIZE = 0x800 CSR_RANGE_SIZE = 0x800
@ -162,10 +163,7 @@ class SaymaRTM(Module):
csr_devices.append("allaki_atts") csr_devices.append("allaki_atts")
# HMC clock chip and DAC control # HMC clock chip and DAC control
self.comb += [ self.comb += platform.request("ad9154_rst_n").eq(1)
platform.request("ad9154_rst_n").eq(1),
]
self.submodules.converter_spi = spi2.SPIMaster(spi2.SPIInterface( self.submodules.converter_spi = spi2.SPIMaster(spi2.SPIInterface(
platform.request("hmc_spi"), platform.request("hmc_spi"),
platform.request("ad9154_spi", 0), platform.request("ad9154_spi", 0),