M-Labs
/
artiq
mirror of https://github.com/m-labs/artiq.git
2
0
Fork 2
Code Issues Projects Releases Wiki Activity

kc705: output divided-by-2 RTIO clock

This commit is contained in:
Sebastien Bourdeauducq 2015-07-27 20:46:44 +08:00
parent 256e99f0d7
commit 299bc1cb7e
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
soc/targets/artiq_kc705.py
View File

@ -60,6 +60,10 @@ class _RTIOCRG(Module, AutoCSR):
MultiReg(pll_locked, self._pll_locked.status) MultiReg(pll_locked, self._pll_locked.status)
] ]
# 62.5MHz when using internal RTIO clock
ext_clkout = platform.request("user_sma_gpio_p")
self.sync.rtio += ext_clkout.eq(~ext_clkout)
class _NIST_QCx(MiniSoC, AMPSoC): class _NIST_QCx(MiniSoC, AMPSoC):
csr_map = { csr_map = {