mirror of
https://github.com/m-labs/artiq.git
synced 2024-12-25 03:08:27 +08:00
kc705: output divided-by-2 RTIO clock
This commit is contained in:
parent
256e99f0d7
commit
299bc1cb7e
@ -60,6 +60,10 @@ class _RTIOCRG(Module, AutoCSR):
|
||||
MultiReg(pll_locked, self._pll_locked.status)
|
||||
]
|
||||
|
||||
# 62.5MHz when using internal RTIO clock
|
||||
ext_clkout = platform.request("user_sma_gpio_p")
|
||||
self.sync.rtio += ext_clkout.eq(~ext_clkout)
|
||||
|
||||
|
||||
class _NIST_QCx(MiniSoC, AMPSoC):
|
||||
csr_map = {
|
||||
|
Loading…
Reference in New Issue
Block a user