M-Labs
/
artiq
mirror of https://github.com/m-labs/artiq.git
2
0
Fork 1
Code Issues Projects Releases Wiki Activity

kc705: use misoc clock for false path

This commit is contained in:
Sebastien Bourdeauducq 2016-10-30 11:12:36 +08:00
parent cd68577dbc
commit 2392113bb6
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/gateware/targets/kc705.py
View File

@ -149,7 +149,7 @@ class _NIST_Ions(MiniSoC, AMPSoC):
self.rtio_crg.cd_rtio.clk.attr.add("keep")
self.platform.add_period_constraint(self.rtio_crg.cd_rtio.clk, 8.)
self.platform.add_false_path_constraints(
self.rtio.cd_rsys.clk,
self.crg.cd_sys.clk,
self.rtio_crg.cd_rtio.clk)
self.submodules.rtio_analyzer = rtio.Analyzer(self.rtio,