M-Labs
/
artiq
mirror of https://github.com/m-labs/artiq.git
2
0
Fork 2
Code Issues Projects Releases Wiki Activity

rtio/sed/Gates: fix fine_ts_width computation

This commit is contained in:
Sebastien Bourdeauducq 2017-09-16 15:09:21 +08:00
parent 30e7765a2e
commit 1cfe90b1d9
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
artiq/gateware/rtio/sed/gates.py
View File

@ -13,8 +13,8 @@ class Gates(Module):
self.output = [Record(layouts.output_network_node(seqn_width, layout_output_network_payload))
for _ in range(lane_count)]
if hasattr(self.output[0], "fine_ts"):
fine_ts_width = len(self.output[0].fine_ts)
if hasattr(self.output[0].payload, "fine_ts"):
fine_ts_width = len(self.output[0].payload.fine_ts)
else:
fine_ts_width = 0