M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-26 03:38:25 +08:00
Code Issues Projects Releases Wiki Activity

gateware/rt2wb: only input when active

Browse Source
This commit is contained in:
Robert Jördens 2016-02-29 14:56:29 +01:00
parent 6903a1d88a
commit 1b08e65fa1
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/gateware/rtio/phy/wishbone.py
View File

@ -39,6 +39,6 @@ class RT2WB(Module):
wb.cyc.eq(active), wb.cyc.eq(active),
wb.stb.eq(active), wb.stb.eq(active),
self.rtlink.i.stb.eq(wb.ack & ~wb.we), self.rtlink.i.stb.eq(active & wb.ack & ~wb.we),
self.rtlink.i.data.eq(wb.dat_r) self.rtlink.i.data.eq(wb.dat_r)
] ]