M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-25 03:08:27 +08:00
Code Issues Projects Releases Wiki Activity

test/coredevice/primes: keep output list entirely on the host

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2015-12-31 09:49:37 +08:00
parent 787a1d34fe
commit 17802d3cff
1 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
artiq/test/coredevice/portability.py
View File

@ -20,6 +20,9 @@ class _Primes(EnvExperiment):
self.setattr_argument("output_list")
self.setattr_argument("maximum")
def _add_output(self, x):
self.output_list.append(x)
@kernel
def run(self):
for x in range(1, self.maximum):
@ -31,7 +34,7 @@ class _Primes(EnvExperiment):
break
d += 1
if prime:
self.output_list.append(x)
self._add_output(x)
class _Misc(EnvExperiment):