mirror of https://github.com/m-labs/artiq.git
drtio: remove spurious signals
This commit is contained in:
parent
1ff10785dc
commit
171a2d19a0
|
@ -29,8 +29,6 @@ class RTPacketSatellite(Module):
|
||||||
self.write_channel = Signal(16)
|
self.write_channel = Signal(16)
|
||||||
self.write_address = Signal(16)
|
self.write_address = Signal(16)
|
||||||
self.write_data = Signal(512)
|
self.write_data = Signal(512)
|
||||||
self.write_overflow = Signal()
|
|
||||||
self.write_underflow = Signal()
|
|
||||||
|
|
||||||
self.read_channel = Signal(16)
|
self.read_channel = Signal(16)
|
||||||
self.read_readable = Signal()
|
self.read_readable = Signal()
|
||||||
|
|
Loading…
Reference in New Issue