mirror of https://github.com/m-labs/artiq.git
sed: reset `valid` in output sorter
This commit is contained in:
parent
0635907699
commit
1553fc8c7d
|
@ -56,9 +56,12 @@ class OutputNetwork(Module):
|
||||||
|
|
||||||
step_input = self.input
|
step_input = self.input
|
||||||
for step in boms_steps_pairs(lane_count):
|
for step in boms_steps_pairs(lane_count):
|
||||||
step_output = [Record(layouts.output_network_node(seqn_width, layout_payload),
|
step_output = []
|
||||||
|
for i in range(lane_count):
|
||||||
|
rec = Record(layouts.output_network_node(seqn_width, layout_payload),
|
||||||
reset_less=True)
|
reset_less=True)
|
||||||
for _ in range(lane_count)]
|
rec.valid.reset_less = False
|
||||||
|
step_output.append(rec)
|
||||||
|
|
||||||
for node1, node2 in step:
|
for node1, node2 in step:
|
||||||
nondata_difference = Signal()
|
nondata_difference = Signal()
|
||||||
|
|
Loading…
Reference in New Issue