M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-24 19:04:02 +08:00
Code Issues Projects Releases Wiki Activity

hmc7043: stricter check of FPGA SYSREF margin

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2018-06-21 22:26:49 +08:00
parent e29536351d
commit 07bcdfd91e
1 changed files with 9 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
artiq/firmware/libboard_artiq/hmc830_7043.rs
View File

@ -374,11 +374,11 @@ pub mod hmc7043 {
}
info!(" ...done ({}/{} slips), verifying timing margin", slips0, slips1);
let mut margin = None;
let mut margin_plus = None;
for d in 0..phase_offset {
sysref_offset_fpga(phase_offset - d);
if !sysref_sample() {
margin = Some(d);
margin_plus = Some(d);
break;
}
}
@ -386,10 +386,13 @@ pub mod hmc7043 {
// meet setup/hold
sysref_offset_fpga(phase_offset);
if margin.is_some() {
let margin = margin.unwrap();
info!(" margin at FPGA: {}", margin);
if margin < 10 {
if margin_plus.is_some() {
let margin_plus = margin_plus.unwrap();
// one phase slip (period of the 1.2GHz input clock)
let period = 2*17; // approximate: 2 digital coarse delay steps
let margin_minus = if period > margin_plus { period - margin_plus } else { 0 };
info!(" margin at FPGA: -{} +{}", margin_minus, margin_plus);
if margin_minus < 10 || margin_plus < 10 {
error!("SYSREF margin at FPGA is too small");
}
} else {