M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-24 19:04:02 +08:00
Code Issues Projects Releases Wiki Activity

examples/simple_simulation: do not provide unneeded core device

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2014-08-13 18:37:55 +08:00
parent 110b42febf
commit 04b72642c2
1 changed files with 5 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
examples/simple_simulation.py
View File

@ -18,13 +18,12 @@ if __name__ == "__main__":
from artiq.sim import devices as sd
from artiq.sim import time
coredev = sd.Core()
exp = SimpleSimulation(
core=coredev,
a=sd.WaveOutput(core=coredev, name="a"),
b=sd.WaveOutput(core=coredev, name="b"),
c=sd.WaveOutput(core=coredev, name="c"),
d=sd.WaveOutput(core=coredev, name="d"),
core=sd.Core(),
a=sd.WaveOutput(name="a"),
b=sd.WaveOutput(name="b"),
c=sd.WaveOutput(name="c"),
d=sd.WaveOutput(name="d"),
)
exp.run()
print(time.manager.format_timeline())