mirror of https://github.com/m-labs/artiq.git
satman: wait for CPLL/QPLL lock after setting drtio_transceiver::stable_clkin
This commit is contained in:
parent
0ec01790fe
commit
0303267d7e
|
@ -302,6 +302,7 @@ pub extern fn main() -> i32 {
|
||||||
unsafe {
|
unsafe {
|
||||||
csr::drtio_transceiver::stable_clkin_write(1);
|
csr::drtio_transceiver::stable_clkin_write(1);
|
||||||
}
|
}
|
||||||
|
clock::spin_us(1500); // wait for CPLL/QPLL lock
|
||||||
init_rtio_crg();
|
init_rtio_crg();
|
||||||
|
|
||||||
#[cfg(has_allaki_atts)]
|
#[cfg(has_allaki_atts)]
|
||||||
|
|
Loading…
Reference in New Issue