mirror of
https://github.com/m-labs/artiq.git
synced 2024-12-25 19:28:26 +08:00
phaser/kc705: remove transceiver initialization workaround
This commit is contained in:
parent
9ba6be8796
commit
0259c80015
@ -467,7 +467,6 @@ class AD9154JESD(Module, AutoCSR):
|
||||
phy = JESD204BPhyTX(
|
||||
qpll, platform.request("ad9154_jesd", i), fabric_freq)
|
||||
platform.add_period_constraint(phy.gtx.cd_tx.clk, 40*1e9/linerate)
|
||||
self.comb += phy.gtx.gtx_init.bypass_phalign.eq(1) # TODO
|
||||
platform.add_false_path_constraints(self.cd_jesd.clk,
|
||||
phy.gtx.cd_tx.clk)
|
||||
phys.append(phy)
|
||||
|
Loading…
Reference in New Issue
Block a user