2
0
mirror of https://github.com/m-labs/artiq.git synced 2024-12-21 09:26:29 +08:00
artiq/examples/master/ddb.pyon

146 lines
3.6 KiB
Plaintext
Raw Normal View History

2014-12-03 18:20:30 +08:00
{
"comm": {
2015-02-05 22:53:31 +08:00
"type": "local",
"module": "artiq.coredevice.comm_tcp",
2014-12-03 18:20:30 +08:00
"class": "Comm",
"arguments": {"host": "192.168.0.42"}
2014-12-03 18:20:30 +08:00
},
"core": {
2015-02-05 22:53:31 +08:00
"type": "local",
2014-12-03 18:20:30 +08:00
"module": "artiq.coredevice.core",
"class": "Core",
2015-07-27 20:12:17 +08:00
"arguments": {"ref_period": 1e-9}
2014-12-03 18:20:30 +08:00
},
"pmt0": {
2015-02-05 22:53:31 +08:00
"type": "local",
"module": "artiq.coredevice.ttl",
"class": "TTLInOut",
"arguments": {"channel": 0}
2014-12-03 18:20:30 +08:00
},
"pmt1": {
2015-02-05 22:53:31 +08:00
"type": "local",
"module": "artiq.coredevice.ttl",
"class": "TTLInOut",
"arguments": {"channel": 1}
2014-12-03 18:20:30 +08:00
},
"ttl0": {
2015-02-05 22:53:31 +08:00
"type": "local",
"module": "artiq.coredevice.ttl",
"class": "TTLOut",
"arguments": {"channel": 2}
2014-12-03 18:20:30 +08:00
},
"ttl1": {
2015-02-05 22:53:31 +08:00
"type": "local",
"module": "artiq.coredevice.ttl",
"class": "TTLOut",
"arguments": {"channel": 3}
2014-12-03 18:20:30 +08:00
},
"ttl2": {
2015-02-05 22:53:31 +08:00
"type": "local",
"module": "artiq.coredevice.ttl",
"class": "TTLOut",
"arguments": {"channel": 4}
2014-12-03 18:20:30 +08:00
},
2015-07-02 04:22:53 +08:00
"ttl3": {
"type": "local",
"module": "artiq.coredevice.ttl",
"class": "TTLOut",
"arguments": {"channel": 5}
},
2015-04-04 22:07:23 +08:00
"led": {
"type": "local",
"module": "artiq.coredevice.ttl",
"class": "TTLOut",
"arguments": {"channel": 17}
2015-04-04 22:07:23 +08:00
},
2014-12-03 18:20:30 +08:00
2015-05-08 22:17:06 +08:00
"dds_bus": {
"type": "local",
"module": "artiq.coredevice.dds",
"class": "DDSBus",
"arguments": {}
},
2014-12-03 18:20:30 +08:00
"dds0": {
2015-02-05 22:53:31 +08:00
"type": "local",
2014-12-03 18:20:30 +08:00
"module": "artiq.coredevice.dds",
"class": "AD9858",
"arguments": {"sysclk": 1e9, "channel": 0}
2014-12-03 18:20:30 +08:00
},
"dds1": {
2015-02-05 22:53:31 +08:00
"type": "local",
2014-12-03 18:20:30 +08:00
"module": "artiq.coredevice.dds",
"class": "AD9858",
"arguments": {"sysclk": 1e9, "channel": 1}
2014-12-03 18:20:30 +08:00
},
"dds2": {
2015-02-05 22:53:31 +08:00
"type": "local",
2014-12-03 18:20:30 +08:00
"module": "artiq.coredevice.dds",
"class": "AD9858",
"arguments": {"sysclk": 1e9, "channel": 2}
2014-12-03 18:20:30 +08:00
},
"qc_q1_0": {
"type": "controller",
"best_effort": false,
"host": "::1",
"port": 4000,
"target_name": "pdq2",
"command": "pdq2_controller -p {port} --bind {bind} --dump qc_q1_0.bin"
},
"qc_q1_1": {
"type": "controller",
"best_effort": false,
"host": "::1",
"port": 4001,
"target_name": "pdq2",
"command": "pdq2_controller -p {port} --bind {bind} --dump qc_q1_1.bin"
},
"qc_q1_2": {
"type": "controller",
"best_effort": false,
"host": "::1",
"port": 4002,
"target_name": "pdq2",
"command": "pdq2_controller -p {port} --bind {bind} --dump qc_q1_2.bin"
},
"qc_q1_3": {
"type": "controller",
"best_effort": false,
"host": "::1",
"port": 4003,
"target_name": "pdq2",
"command": "pdq2_controller -p {port} --bind {bind} --dump qc_q1_3.bin"
},
2014-12-03 18:20:30 +08:00
"electrodes": {
2015-02-05 22:53:31 +08:00
"type": "local",
2014-12-03 18:20:30 +08:00
"module": "artiq.devices.pdq2",
"class": "CompoundPDQ2",
"arguments": {
"pdq2_devices": ["qc_q1_0", "qc_q1_1", "qc_q1_2", "qc_q1_3"],
2015-07-02 04:22:53 +08:00
"trigger_device": "ttl3",
"frame_devices": ["ttl0", "ttl1", "ttl2"]
}
2014-12-03 18:20:30 +08:00
},
2015-02-05 22:53:31 +08:00
"lda": {
"type": "controller",
"best_effort": true,
2015-02-05 22:53:31 +08:00
"host": "::1",
"port": 3253,
"target_name": "lda",
"command": "lda_controller -p {port} --bind {bind}"
2015-02-05 22:53:31 +08:00
},
"ttl_inout": "pmt0",
"ttl_out": "ttl0",
2015-07-29 19:43:35 +08:00
"ttl_out_serdes": "ttl0",
2014-12-03 18:20:30 +08:00
"pmt": "pmt0",
2015-05-08 22:17:06 +08:00
"bd_dds": "dds0",
"bd_sw": "ttl0",
"bdd_dds": "dds1",
"bdd_sw": "ttl1"
2014-12-03 18:20:30 +08:00
}