mirror of https://github.com/m-labs/artiq.git
56 lines
1.6 KiB
Python
56 lines
1.6 KiB
Python
|
from artiq.language.core import syscall, kernel
|
||
|
|
from artiq.language.types import TStr, TNone
|
||
|
|
|
||
|
|
from numpy import int64
|
||
|
|
|
||
|
|
|
||
|
|
@syscall
|
||
|
|
def dma_record_start() -> TNone:
|
||
|
|
raise NotImplementedError("syscall not simulated")
|
||
|
|
|
||
|
|
|
||
|
|
@syscall
|
||
|
|
def dma_record_stop(name: TStr) -> TNone:
|
||
|
|
raise NotImplementedError("syscall not simulated")
|
||
|
|
|
||
|
|
|
||
|
|
class DMARecordContextManager:
|
||
|
|
def __init__(self):
|
||
|
|
self.name = ""
|
||
|
|
self.saved_now_mu = int64(0)
|
||
|
|
|
||
|
|
@kernel
|
||
|
|
def __enter__(self):
|
||
|
|
"""Starts recording a DMA trace. All RTIO operations are redirected to
|
||
|
|
a newly created DMA buffer after this call, and ``now`` is reset to zero."""
|
||
|
|
dma_record_start() # this may raise, so do it before altering now
|
||
|
|
self.saved_now_mu = now_mu()
|
||
|
|
at_mu(0)
|
||
|
|
|
||
|
|
@kernel
|
||
|
|
def __exit__(self, type, value, traceback):
|
||
|
|
"""Stops recording a DMA trace. All recorded RTIO operations are stored
|
||
|
|
in a newly created trace called ``self.name``, and ``now`` is restored
|
||
|
|
to the value it had before ``__enter__`` was called."""
|
||
|
|
dma_record_stop(self.name) # see above
|
||
|
|
at_mu(self.saved_now_mu)
|
||
|
|
|
||
|
|
|
||
|
|
class CoreDMA:
|
||
|
|
"""Core device Direct Memory Access (DMA) driver.
|
||
|
|
|
||
|
|
Gives access to the DMA functionality of the core device.
|
||
|
|
"""
|
||
|
|
|
||
|
|
kernel_invariants = {"core", "recorder"}
|
||
|
|
|
||
|
|
def __init__(self, dmgr, core_device="core"):
|
||
|
|
self.core = dmgr.get(core_device)
|
||
|
|
self.recorder = DMARecordContextManager()
|
||
|
|
|
||
|
|
@kernel
|
||
|
|
def record(self, name):
|
||
|
|
"""Returns a context manager that will record a DMA trace called ``name``."""
|
||
|
|
self.recorder.name = name
|
||
|
|
return self.recorder
|