2
0
mirror of https://github.com/m-labs/artiq.git synced 2024-12-27 04:08:27 +08:00
artiq/doc/manual/drivers_reference.rst

59 lines
2.1 KiB
ReStructuredText
Raw Normal View History

Drivers reference
=================
These drivers are for "slow" devices that are directly controlled by a PC, typically over a non-realtime channel such as USB.
Certain devices (such as the PDQ2) may still perform real-time operations by having certain controls physically connected to the core device (for example, the trigger and frame selection signals on the PDQ2). For handling such cases, parts of the drivers may be kernels executed on the core device.
2014-09-30 17:38:52 +08:00
Each driver is run in a separate "controller" that exposes a RPC interface (based on :class:`artiq.protocols.pc_rpc`) to its functions. The master never does direct I/O to the devices, but issues RPCs to the controllers when needed. As opposed to running everything on the master, this architecture has those main advantages:
2014-09-30 17:38:52 +08:00
* Each driver can be run on a different machine, which alleviates cabling issues and OS compatibility problems.
* Reduces the impact of driver crashes.
* Reduces the impact of driver memory leaks.
:mod:`artiq.devices.pdq2` module
----------------------------------
.. automodule:: artiq.devices.pdq2
:members:
2015-01-23 00:52:13 +08:00
.. argparse::
:ref: artiq.frontend.pdq2_controller.get_argparser
:prog: pdq2_controller
.. argparse::
:ref: artiq.frontend.pdq2_client.get_argparser
:prog: pdq2_client
2014-11-29 11:04:13 +08:00
:mod:`artiq.devices.lda` module
---------------------------------
2014-12-11 14:10:15 +08:00
.. automodule:: artiq.devices.lda.driver
2014-11-29 11:04:13 +08:00
:members:
2015-01-23 00:52:13 +08:00
.. argparse::
:ref: artiq.frontend.lda_controller.get_argparser
:prog: lda_controller
.. argparse::
:ref: artiq.frontend.lda_client.get_argparser
:prog: lda_client
2014-11-29 11:04:13 +08:00
Default TCP port list
---------------------
When writing a new driver, choose a free TCP port and add it to this list.
2014-12-31 20:13:10 +08:00
+--------------------------+--------------+
| Component | Default port |
+==========================+==============+
| Master (notifications) | 3250 |
2014-12-31 20:13:10 +08:00
+--------------------------+--------------+
| Master (control) | 3251 |
2014-12-31 20:13:10 +08:00
+--------------------------+--------------+
| PDQ2 | 3252 |
2014-12-31 20:13:10 +08:00
+--------------------------+--------------+
| LDA | 3253 |
2014-12-31 20:13:10 +08:00
+--------------------------+--------------+