71 lines
2.3 KiB
Rust
71 lines
2.3 KiB
Rust
use core::sync::atomic::{AtomicBool, Ordering};
|
|
|
|
#[cfg(has_wrpll)]
|
|
use libboard_artiq::si549;
|
|
use libboard_zynq::{gic, mpcore, println, stdio};
|
|
use libcortex_a9::{asm, interrupt_handler, notify_spin_lock, regs::MPIDR, spin_lock_yield};
|
|
use libregister::RegisterR;
|
|
|
|
extern "C" {
|
|
static mut __stack1_start: u32;
|
|
fn main_core1() -> !;
|
|
}
|
|
|
|
static CORE1_RESTART: AtomicBool = AtomicBool::new(false);
|
|
|
|
interrupt_handler!(IRQ, irq, __irq_stack0_start, __irq_stack1_start, {
|
|
let mpcore = mpcore::RegisterBlock::mpcore();
|
|
let mut gic = gic::InterruptController::gic(mpcore);
|
|
let id = gic.get_interrupt_id();
|
|
// IRQ ID information at https://docs.xilinx.com/r/en-US/ug585-zynq-7000-SoC-TRM/Software-Generated-Interrupts-SGI?tocId=D777grsNOem_mnEV7glhfg
|
|
|
|
match MPIDR.read().cpu_id() {
|
|
0 => match id.0 {
|
|
61 => {
|
|
#[cfg(has_wrpll)]
|
|
si549::wrpll::interrupt_handler(si549::wrpll::IRQ::GTXTag);
|
|
gic.end_interrupt(id);
|
|
return;
|
|
}
|
|
62 => {
|
|
#[cfg(has_wrpll)]
|
|
si549::wrpll::interrupt_handler(si549::wrpll::IRQ::MainTag);
|
|
gic.end_interrupt(id);
|
|
return;
|
|
}
|
|
_ => {}
|
|
},
|
|
1 => {
|
|
if id.0 == 0 {
|
|
gic.end_interrupt(id);
|
|
asm::exit_irq();
|
|
asm!("b core1_restart");
|
|
}
|
|
}
|
|
_ => {}
|
|
};
|
|
|
|
stdio::drop_uart();
|
|
println!("IRQ");
|
|
loop {}
|
|
});
|
|
|
|
// This is actually not an interrupt handler, just use the macro for convenience.
|
|
// This function would be called in normal mode (instead of interrupt mode), the outer naked
|
|
// function wrapper is to tell libunwind to stop when it reaches here.
|
|
interrupt_handler!(core1_restart, core1_restart_impl, __stack0_start, __stack1_start, {
|
|
asm::enable_irq();
|
|
CORE1_RESTART.store(false, Ordering::Relaxed);
|
|
notify_spin_lock();
|
|
main_core1();
|
|
});
|
|
|
|
pub fn restart_core1() {
|
|
let mut interrupt_controller = gic::InterruptController::gic(mpcore::RegisterBlock::mpcore());
|
|
CORE1_RESTART.store(true, Ordering::Relaxed);
|
|
interrupt_controller.send_sgi(gic::InterruptId(0), gic::CPUCore::Core1.into());
|
|
while CORE1_RESTART.load(Ordering::Relaxed) {
|
|
spin_lock_yield();
|
|
}
|
|
}
|