WRPLL: replace PI controller with new filters #296

Merged

sb10q merged 3 commits from morgan/artiq-zynq:new_filter into master 2024-05-08 18:50:56 +08:00

Conversation 0 Commits 3 Files Changed 1

morgan commented 2024-05-08 16:32:37 +08:00

Owner

Summary

• need #295 to fix compilation warning for standalone & master

• remove PI's anti-windup

• replace PI controller with new filters

  • two new filters are implemented due to the different DDMTD sampling frequency when changing main frequency
    • they have better phase margin
      • 125MHz: 47.33 deg -> 62.39 deg
      • 100MHz: 47.33 deg -> 65.12 deg
    • both has 3db cutoff frequency of ~130Hz
  • Close loop frequency simulation:
    
    

• Si549 master <-> Satellite Lock test

  • tested on both 125MHz and 100MHz filter
  • 50 consecutive runs are tested and no lock failure
  • 1hr lock test and it stayed locked for the test duration.

Phase noise

• The phase noise of the WRPLL + the new filters reach the noise floor of the spectrum analyzer, the real result maybe even lower than this

Si549 master <-> Satellite 125MHz

Si549 master <-> Satellite 100MHz

SynthNV 125MHz <-> Si549 standalone 125MHz

## Summary - need #295 to fix compilation warning for standalone & master - remove PI's anti-windup - replace PI controller with new filters - two new filters are implemented due to the different DDMTD sampling frequency when changing main frequency - they have better phase margin - 125MHz: 47.33 deg -> 62.39 deg - 100MHz: 47.33 deg -> 65.12 deg - both has 3db cutoff frequency of ~130Hz - [Close loop frequency simulation](https://git.m-labs.hk/M-Labs/wrpll-simulation):   - Si549 master <-> Satellite Lock test - tested on both 125MHz and 100MHz filter - 50 consecutive runs are tested and no lock failure - 1hr lock test and it stayed locked for the test duration. ## Phase noise - The phase noise of the WRPLL + the new filters reach the noise floor of the spectrum analyzer, the real result maybe even lower than this ### Si549 master <-> Satellite 125MHz  ### Si549 master <-> Satellite 100MHz  ### SynthNV 125MHz <-> Si549 standalone 125MHz 

satman125MHz_phase_noise.png

211 KiB

satman100MHz_phase_noise.png

215 KiB

standalone_phase_noise.png

210 KiB

close_loop_125MHz.png

30 KiB

close_loop_100MHz.png

29 KiB

👍 1

morgan added 3 commits 2024-05-08 16:32:38 +08:00

7eb9dfa2d6 WRPLL: remove anti-windup

bfd4be3c94 WRPLL: replace PI controller with new filter

76c285cc87 WRPLL: add filter for DRTIO 100MHz

morgan changed title from new_filter to WRPLL: replace PI controller with new filters 2024-05-08 16:34:51 +08:00

sb10q merged commit 35ea0ed2ca into master 2024-05-08 18:50:56 +08:00

Sign in to join this conversation.

Reviewers

No reviewers

Labels

Clear labels   

priority:critical

  

priority:high

  

priority:low

  

priority:medium

No Label

priority:critical

priority:high

priority:low

priority:medium

Milestone

Clear milestone

No items

No Milestone

Assignees

Clear assignees

No Assignees

1 Participants

Notifications

Subscribe

Due Date

The due date is invalid or out of range. Please use the format 'yyyy-mm-dd'.

No due date set.

Dependencies

No dependencies set.

Reference: M-Labs/artiq-zynq#296

There is no content yet.