kasli_soc: enable clock buffer IBUFDS_GTE2 after system clock domain reset #239
No reviewers
Labels
No Milestone
No Assignees
2 Participants
Notifications
Due Date
No due date set.
Dependencies
No dependencies set.
Reference: M-Labs/artiq-zynq#239
Loading…
Reference in New Issue
No description provided.
Delete Branch "den512/artiq-zynq:sys_clk_issue_1"
Deleting a branch is permanent. Although the deleted branch may continue to exist for a short time before it actually gets removed, it CANNOT be undone in most cases. Continue?
@ -84,6 +84,7 @@ fn init_rtio(timer: &mut GlobalTimer) {
panic!("SYS CLK did not switch");
}
unsafe {
pl::csr::sys_crg::clock_switch_write(1); //renable input clock buffer after reset of sys clock domain
I think there is an issue with spelling/wording: "renable"
af0c151166
to0d97eeb56a
System clock switching issue will fix only with artiq PR "kasli-soc: change initialization of GTX transceivers. #2122"
Pull request closed