RTIO/SYS Clock merge #212

Merged
sb10q merged 30 commits from mwojcik/artiq-zynq:rtiosys_clk_merge into master 2023-02-17 15:52:43 +08:00
2 changed files with 5 additions and 4 deletions
Showing only changes of commit 831079f95f - Show all commits

View File

@ -111,6 +111,8 @@ pub fn main_core0() {
ram::init_alloc_core0();
gic::InterruptController::gic(mpcore::RegisterBlock::mpcore()).enable_interrupts();
info!("gateware ident: {}", identifier_read(&mut [0; 64]));
i2c::init();
#[cfg(feature = "target_kasli_soc")]
@ -141,9 +143,7 @@ pub fn main_core0() {
};
rtio_clocking::init(&mut timer, &cfg);
init_gateware();
info!("gateware ident: {}", identifier_read(&mut [0; 64]));
task::spawn(report_async_rtio_errors());

View File

@ -72,12 +72,13 @@ fn init_rtio(timer: &mut GlobalTimer, _clk: RtioClock) {
unsafe {
pl::csr::sys_crg::clock_switch_write(1);
}
timer.delay_ms(2);
timer.delay_ms(10);
// if it's not locked, it will hang at the CSR.
unsafe {
pl::csr::rtio_core::reset_phy_write(1);
}
// if it's not locked, it will hang at the CSR.
info!("SYS PLL locked");
}
#[cfg(has_drtio)]