logging glitch #4

Closed
opened 2020-05-01 11:22:01 +08:00 by sb10q · 1 comment

One \n is missing:

[     0.000000s]  INFO(szl): Simple Zynq Loader starting
[     0.005060s] DEBUG(libboard_zynq::clocks::source): Set ARM_PLL to 1600000000 Hz
[     0.010295s] DEBUG(libboard_zynq::clocks::source): Set IO_PLL to 1000000000 Hz[     0.017459s] DEBUG(libboard_zynq::clocks::source): Set DDR_PLL to 1333333332 Hz
[     0.024846s]  INFO(libboard_zynq::ddr): DDR 3x/2x clocks: 666666660/444444440
[     0.031946s]  INFO(libboard_zynq::ddr): DDR DCI clock: 10582010 Hz
One \n is missing: ```text [ 0.000000s] INFO(szl): Simple Zynq Loader starting [ 0.005060s] DEBUG(libboard_zynq::clocks::source): Set ARM_PLL to 1600000000 Hz [ 0.010295s] DEBUG(libboard_zynq::clocks::source): Set IO_PLL to 1000000000 Hz[ 0.017459s] DEBUG(libboard_zynq::clocks::source): Set DDR_PLL to 1333333332 Hz [ 0.024846s] INFO(libboard_zynq::ddr): DDR 3x/2x clocks: 666666660/444444440 [ 0.031946s] INFO(libboard_zynq::ddr): DDR DCI clock: 10582010 Hz ```

Fixed in c955eaae7f

Fixed in https://git.m-labs.hk/M-Labs/zc706/commit/c955eaae7fccf8fb7121c4553a0270507643a0bc
astro closed this issue 2020-05-03 05:33:34 +08:00
Sign in to join this conversation.
No Milestone
No Assignees
2 Participants
Notifications
Due Date
The due date is invalid or out of range. Please use the format 'yyyy-mm-dd'.

No due date set.

Dependencies

No dependencies set.

Reference: M-Labs/artiq-zynq#4
There is no content yet.