aux_controller: fix class parent
This commit is contained in:
parent
b9da4c27fe
commit
db1c9d336e
@ -72,7 +72,7 @@ class DRTIOAuxControllerAxi(_DRTIOAuxControllerBase):
|
|||||||
|
|
||||||
|
|
||||||
@FullMemoryWE()
|
@FullMemoryWE()
|
||||||
class DRTIOAuxControllerBare(Module):
|
class DRTIOAuxControllerBare(_DRTIOAuxControllerBase):
|
||||||
# Barebones version of the AuxController. No SRAM, no decoders.
|
# Barebones version of the AuxController. No SRAM, no decoders.
|
||||||
# add memories manually from tx and rx in target code.
|
# add memories manually from tx and rx in target code.
|
||||||
def get_tx_port(self):
|
def get_tx_port(self):
|
||||||
|
Loading…
Reference in New Issue
Block a user