@ -24,7 +24,7 @@ from artiq.gateware.drtio import *
import dma
import analyzer
import acpki
import aux_controller
import drtio_aux_controller
class RTIOCRG(Module, AutoCSR):
def __init__(self, platform):
def __init__(self, platform, rtio_internal_clk):