M-Labs/artiq-zynq
10
1
Fork 19
Code Issues 12 Pull Requests Releases Wiki Activity

fix typos

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2020-07-10 16:36:45 +08:00
parent 2d58193930
commit 407e18a6a0
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/runtime/src/kernel/core1.rs
View File

@ -90,7 +90,7 @@ impl KernelImage {
pub unsafe fn exec(&mut self) { pub unsafe fn exec(&mut self) {
// Flush data cache entries for the image in DDR, including // Flush data cache entries for the image in DDR, including
// Memory/Instruction Symchronization Barriers // Memory/Instruction Synchronization Barriers
dcci_slice(self.library.image.data); dcci_slice(self.library.image.data);
(mem::transmute::<u32, fn()>(self.__modinit__))(); (mem::transmute::<u32, fn()>(self.__modinit__))();

2
src/szl/src/main.rs
View File

@ -53,7 +53,7 @@ pub fn main_core0() {
error!("decompression failed"); error!("decompression failed");
} else { } else {
// Flush data cache entries for all of DDR, including // Flush data cache entries for all of DDR, including
// Memory/Instruction Symchronization Barriers // Memory/Instruction Synchronization Barriers
dcci_slice(unsafe { dcci_slice(unsafe {
core::slice::from_raw_parts(ddr.ptr::<u8>(), ddr.size()) core::slice::from_raw_parts(ddr.ptr::<u8>(), ddr.size())
}); });