M-Labs/artiq-zynq
10
1
Fork 19
Code Issues 12 Pull Requests Releases Wiki Activity

cargo update

Browse Source
This commit is contained in:
Astro 2020-04-25 03:07:21 +02:00
parent c4ce42f7a4
commit 00550fda86
2 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
Cargo.lock generated
View File

@ -62,7 +62,7 @@ dependencies = [
[[package]]
name = "libasync"
version = "0.0.0"
source = "git+https://git.m-labs.hk/M-Labs/zc706.git#63d71d021ca673d0b34a44279cd13e120d810835"
source = "git+https://git.m-labs.hk/M-Labs/zc706.git#aa9379463207a02ee7ca4e597054a447b9a90232"
dependencies = [
"embedded-hal",
"libcortex_a9",
@ -74,7 +74,7 @@ dependencies = [
[[package]]
name = "libboard_zynq"
version = "0.0.0"
source = "git+https://git.m-labs.hk/M-Labs/zc706.git#63d71d021ca673d0b34a44279cd13e120d810835"
source = "git+https://git.m-labs.hk/M-Labs/zc706.git#aa9379463207a02ee7ca4e597054a447b9a90232"
dependencies = [
"bit_field",
"embedded-hal",
@ -89,7 +89,7 @@ dependencies = [
[[package]]
name = "libcortex_a9"
version = "0.0.0"
source = "git+https://git.m-labs.hk/M-Labs/zc706.git#63d71d021ca673d0b34a44279cd13e120d810835"
source = "git+https://git.m-labs.hk/M-Labs/zc706.git#aa9379463207a02ee7ca4e597054a447b9a90232"
dependencies = [
"bit_field",
"libregister",
@ -98,7 +98,7 @@ dependencies = [
[[package]]
name = "libregister"
version = "0.0.0"
source = "git+https://git.m-labs.hk/M-Labs/zc706.git#63d71d021ca673d0b34a44279cd13e120d810835"
source = "git+https://git.m-labs.hk/M-Labs/zc706.git#aa9379463207a02ee7ca4e597054a447b9a90232"
dependencies = [
"bit_field",
"vcell",
@ -108,7 +108,7 @@ dependencies = [
[[package]]
name = "libsupport_zynq"
version = "0.0.0"
source = "git+https://git.m-labs.hk/M-Labs/zc706.git#63d71d021ca673d0b34a44279cd13e120d810835"
source = "git+https://git.m-labs.hk/M-Labs/zc706.git#aa9379463207a02ee7ca4e597054a447b9a90232"
dependencies = [
"compiler_builtins",
"libboard_zynq",

2
runtime/src/main.rs
View File

@ -46,7 +46,7 @@ pub fn main_core0() {
libboard_zynq::stdio::drop_uart(); // reinitialize UART after clocking change
let mut ddr = zynq::ddr::DdrRam::new();
ram::init_alloc(&mut ddr);
let timer = GlobalTimer::new();
let timer = GlobalTimer::start();
println!("Detected gateware: {}", identifier_read(&mut [0; 64]));