M-Labs
/
HeavyX
6
1
Fork 0
Code Issues Pull Requests Releases Wiki Activity
Next-generation FPGA SoC toolkit
120 Commits 2 Branches 0 Tags 412 KiB
Nix 60.4%
Python 29.9%
Diff 7.1%
Rust 2.4%
RPC 0.2%
Go to file
Sebastien Bourdeauducq af51f6fe8f use nmigen build system, upstream yosys, reorganize 2019-07-03 18:51:54 +08:00
compilers compile Rust core crate for riscv32i 2019-06-08 21:52:33 +08:00
cores add experimental LiteDRAM package 2019-06-13 09:36:12 +08:00
eda use nmigen build system, upstream yosys, reorganize 2019-07-03 18:51:54 +08:00
examples use nmigen build system, upstream yosys, reorganize 2019-07-03 18:51:54 +08:00
firmware gitea doesn't like rst 2019-06-10 14:51:07 +08:00
heavycomps add wishbone components 2019-05-02 12:53:08 +08:00
.gitignore add nix-build results to .gitignore 2019-03-25 23:36:52 +08:00
README.md README: add nMigen link 2019-06-24 18:26:44 +08:00
default.nix use nmigen build system, upstream yosys, reorganize 2019-07-03 18:51:54 +08:00
heavycomps.nix add component library with UART 2019-03-19 16:52:02 +08:00
overlay.nix clean up firmware compilation 2019-06-09 00:05:40 +08:00
release.nix use nmigen build system, upstream yosys, reorganize 2019-07-03 18:51:54 +08:00

README.md

HeavyX

A FPGA SoC framework embracing cutting-edge open source technologies (nMigen, Yosys, SymbiFlow, Minerva, Nix, Rust).

This is work in progress!

"Hello World" SoC demo

Softcore system-on-chip on the Lattice ECP5 Versa board, built with a 100% Verilog/VHDL-free and 100% open source toolchain.

  • Everything written in nMigen (https://github.com/m-labs/nmigen/).
  • RISC-V 32-bit pipelined core (Minerva by Lambdaconcept).
  • 100MHz clock frequency.
  • Runs a Rust "hello world" program.

Use nixpkgs unstable (known to work with ae71c13). Check https://nixbld.m-labs.hk/project/fpga for the status of the build with other nixpkgs versions.

Optional: set up the M-Labs key and binary substituter for Nix (otherwise Nix will recompile LLVM, rustc, etc. on your machine). Create the file ~/.config/nix/nix.conf with the following contents:

substituters = https://cache.nixos.org https://nixbld.m-labs.hk
trusted-public-keys = cache.nixos.org-1:6NCHdD59X431o0gWypbMrAURkbJ16ZPMQFGspcDShjY= nixbld.m-labs.hk-1:5aSRVA5b320xbNvu30tqxVPXpld73bhtOeH6uAjRyHc=

Run nix-build -A simplesoc_ecp5 release.nix

Bypass the ispCLOCK device using the jumpers on your board.

Create a versa.cfg file with:

interface ftdi
ftdi_vid_pid 0x0403 0x6010
ftdi_channel 0
ftdi_layout_init 0xfff8 0xfffb
reset_config none
adapter_khz 5000
jtag newtap ecp5 tap -irlen 8 -expected-id 0x01112043

Load the bitstream openocd -f versa.cfg -c "transport select jtag; init; svf result/top.svf; exit".

Watch the UART output at 115200bps.

Questions, comments: https://forum.m-labs.hk/ or IRC #m-labs on Freenode.