HeavyX

f7f933b351 update README core_lib harry 2020-04-30 16:47:30 +0800
b872a72866 fix GPIO CSR issue; add "invert" option Harry Ho 2020-04-29 12:51:15 +0800
353b34a135 implement UART, Timer, SPI Flash & Eth RGMII cores * These implementations use Harry's proposal for nmigen-stdio & nmigen-soc Harry Ho 2020-03-02 15:02:35 +0800
2cb3484e33 update nmigen-boards master Harry Ho 2019-11-04 09:32:32 +0800
e51524d3f5 update vivado Sebastien Bourdeauducq 2019-11-03 15:02:48 +0800
5d88fd2aa4 fix styling Harry Ho 2019-10-17 17:35:29 +0800
9710ebd9d5 upgrade nix scripts & example codes to use nmigen-v0.1rc1 (#1) harry 2019-10-17 15:55:49 +0800
8ac35c58ea fix missing `rec` in nmigen.nix Harry Ho 2019-10-17 15:48:48 +0800
da4d262ffb remove unnecessary `rec` on nix scripts Harry Ho 2019-10-17 15:45:27 +0800
6638e21796 upgrade nix scripts & example codes to use nmigen-v0.1rc1 Harry Ho 2019-10-17 15:14:32 +0800
2281c620ce add development shell.nix Sebastien Bourdeauducq 2019-07-29 15:09:10 +0800
12032433ed use nixpkgs 19.03 Sebastien Bourdeauducq 2019-07-29 14:58:31 +0800
87acbacf87 firmware: prevent Nix from corrupting output ELF Sebastien Bourdeauducq 2019-07-29 13:58:21 +0800
3deb18c261 nmigen: fix hash Sebastien Bourdeauducq 2019-07-24 15:50:54 +0800
98ca78220a nmigen: bump Sebastien Bourdeauducq 2019-07-08 10:14:18 +0800
c11d5582ef nmigen: bump Sebastien Bourdeauducq 2019-07-03 21:31:27 +0800
af51f6fe8f use nmigen build system, upstream yosys, reorganize Sebastien Bourdeauducq 2019-07-03 18:51:45 +0800
ca293ee7cc nmigen-boards: bump Sebastien Bourdeauducq 2019-07-03 18:04:50 +0800
5d5853d3f8 examples/helloworld: use new nmigen read_port comb API Sebastien Bourdeauducq 2019-07-03 11:29:07 +0800
1c0c4cee1b nmigen: bump Sebastien Bourdeauducq 2019-07-03 11:27:46 +0800
68e1b1e778 nmigen-boards: bump Sebastien Bourdeauducq 2019-07-03 09:05:33 +0800
2f200bbf8a nmigen: bump Sebastien Bourdeauducq 2019-07-03 09:00:24 +0800
29548b4a33 nmigen: fix hash Sebastien Bourdeauducq 2019-06-29 13:27:55 +0800
466eed2df9 README: add nMigen link Sebastien Bourdeauducq 2019-06-24 18:26:44 +0800
87b4b357c3 README: add some details Sebastien Bourdeauducq 2019-06-24 18:25:44 +0800
8d327d4f6f nmigen: bump Sebastien Bourdeauducq 2019-06-13 13:46:18 +0800
4af5e6fb9e add experimental LiteDRAM package Sebastien Bourdeauducq 2019-06-13 09:36:12 +0800
4c7ca4a8d1 add experimental LiteX package Sebastien Bourdeauducq 2019-06-12 17:22:54 +0800
92671d534c nmigen-boards: add Sebastien Bourdeauducq 2019-06-11 22:53:03 +0800
6d837f4662 nmigen: bump Sebastien Bourdeauducq 2019-06-11 22:52:43 +0800
6d2449b973 nmigen: fix URL Sebastien Bourdeauducq 2019-06-11 22:47:38 +0800
b93ee35a7d update README Sebastien Bourdeauducq 2019-06-10 15:01:58 +0800
0bb4a0da46 more markdown fixing Sebastien Bourdeauducq 2019-06-10 14:51:34 +0800
630048ae5f gitea doesn't like rst Sebastien Bourdeauducq 2019-06-10 14:51:07 +0800
40f869632b document how to build helloworld soc Sebastien Bourdeauducq 2019-06-10 14:49:55 +0800
3598e08212 symbiflow: 100MHz timing (HACK) Sebastien Bourdeauducq 2019-06-09 00:06:17 +0800
d9b42a0807 clean up firmware compilation Sebastien Bourdeauducq 2019-06-09 00:05:40 +0800
fd05fa560f firmware: compile for riscv32i Sebastien Bourdeauducq 2019-06-08 23:01:37 +0800
328a521632 simplesoc_ecp5: run simulation longer Sebastien Bourdeauducq 2019-06-08 23:00:57 +0800
c7bda2b144 compile Rust core crate for riscv32i Sebastien Bourdeauducq 2019-06-08 21:52:33 +0800
03dc4f6e32 add RISCV GCC Sebastien Bourdeauducq 2019-06-08 21:50:47 +0800
033659344f Revert "Revert "reinstate riscv32i"" Sebastien Bourdeauducq 2019-06-08 19:31:41 +0800
8388018db7 also build riscv64 binutils Sebastien Bourdeauducq 2019-06-08 19:25:38 +0800
b22d85ba52 Revert "reinstate riscv32i" Sebastien Bourdeauducq 2019-06-08 18:48:50 +0800
06d825f63d reinstate riscv32i Sebastien Bourdeauducq 2019-06-08 17:35:27 +0800
75e9310097 simplesoc_ecp5: add simulation Sebastien Bourdeauducq 2019-06-08 17:30:49 +0800
83ffe66f70 simplesoc_ecp5: add blinking LED Sebastien Bourdeauducq 2019-06-07 23:17:19 +0800
2cfafcdf20 firmware: match simplesoc memory addresses Sebastien Bourdeauducq 2019-06-07 23:17:03 +0800
ad4f00e93d simplesoc_ecp5: load firmware Sebastien Bourdeauducq 2019-06-06 18:11:54 +0800
a53c470d17 nmigen: bump Sebastien Bourdeauducq 2019-06-06 18:11:31 +0800
713f644072 minerva: bump Sebastien Bourdeauducq 2019-06-06 18:04:56 +0800
a203307108 reorganize Sebastien Bourdeauducq 2019-06-06 17:25:11 +0800
63664ab959 build .bin firmware image Sebastien Bourdeauducq 2019-06-06 17:17:45 +0800
d2391e0aa1 build firmware with Nix Sebastien Bourdeauducq 2019-06-06 13:19:17 +0800
b6c53406ea show LLVM in hydra Sebastien Bourdeauducq 2019-06-06 12:24:48 +0800
3edb51a646 fix syntax issue Sebastien Bourdeauducq 2019-06-06 12:12:40 +0800
85f7b2bf15 use overlay instead of passing llvm/rustc/cargo around Sebastien Bourdeauducq 2019-06-06 12:05:48 +0800
78f67f82d3 firmware: simulable demo Sebastien Bourdeauducq 2019-06-06 10:33:29 +0800
b5ac2e7303 add simple Rust firmware (WIP) Sebastien Bourdeauducq 2019-06-06 00:12:17 +0800
f707295646 use the GNU linker Sebastien Bourdeauducq 2019-06-06 00:07:53 +0800
cf86c11dce binutils: use unknown-elf Sebastien Bourdeauducq 2019-06-06 00:06:29 +0800
aa1c3726f3 attempt to use lld linker Sebastien Bourdeauducq 2019-06-05 23:46:29 +0800
d5c288c20b rustc: disable lld Sebastien Bourdeauducq 2019-06-05 23:42:39 +0800
1361c6ae9e Revert "llvm: only build x86 and riscv" Sebastien Bourdeauducq 2019-06-05 23:41:22 +0800
b17ec6fb1f llvm: only build x86 and riscv Sebastien Bourdeauducq 2019-06-05 23:19:51 +0800
52cc7722a0 add nix-shell file for firmware compilation Sebastien Bourdeauducq 2019-06-05 23:08:55 +0800
6ad1d993c6 rustc: remove riscv32i support Sebastien Bourdeauducq 2019-06-05 23:07:49 +0800
f929be260a build cargo Sebastien Bourdeauducq 2019-06-05 23:06:57 +0800
2c3fc22963 Use riscv32imc for Rust core crate Sebastien Bourdeauducq 2019-06-05 23:06:03 +0800
14c7b4890c rustc: enable lld Sebastien Bourdeauducq 2019-06-05 23:05:15 +0800
d02da47167 minerva: bump Sebastien Bourdeauducq 2019-05-25 12:23:17 +0800
2f3c1824a6 nmigen: bump Sebastien Bourdeauducq 2019-05-15 18:55:32 +0800
ec09c09cf3 rust-riscv32i-crates: use external compiler_builtins Sebastien Bourdeauducq 2019-05-14 20:35:40 +0800
a0690fe0e2 rust-riscv32i-crates: disable compiler_builtins Sebastien Bourdeauducq 2019-05-14 19:58:13 +0800
9e93a9cf39 rustc: make llvm override compatible with nixos-unstable Sebastien Bourdeauducq 2019-05-14 19:17:16 +0800
9f4538555e fix previous commit Sebastien Bourdeauducq 2019-05-14 19:15:53 +0800
e9b005d50a mark riscv rustc Sebastien Bourdeauducq 2019-05-14 19:05:30 +0800
677ddefff2 mark riscv llvm Sebastien Bourdeauducq 2019-05-14 14:07:36 +0800
351d5360f0 llvm -> llvm_7 for nixos-unstable rustc Sebastien Bourdeauducq 2019-05-14 10:41:10 +0800
f7e7b894b7 simplesoc_ecp5: disable minerva muldiv Sebastien Bourdeauducq 2019-05-13 00:46:52 +0800
52f663eda6 minerva: bump Sebastien Bourdeauducq 2019-05-13 00:46:43 +0800
05822f0a36 simplesoc_ecp5: remove nmigen/#30 workaround Sebastien Bourdeauducq 2019-05-12 15:01:45 +0800
c77c296e72 nmigen: bump Sebastien Bourdeauducq 2019-05-12 14:58:08 +0800
e74b5dfe00 ecp5: use speed grade 8 (versa) Sebastien Bourdeauducq 2019-05-06 22:44:58 +0800
7ffce5882e add simplesoc_ecp5 to continuous build Sebastien Bourdeauducq 2019-05-02 12:54:57 +0800
5bc9189709 add simplesoc_ecp5 (WIP) Sebastien Bourdeauducq 2019-05-02 12:53:28 +0800
70638e6d87 add wishbone components Sebastien Bourdeauducq 2019-05-02 12:53:08 +0800
88db84cfd7 uart: style Sebastien Bourdeauducq 2019-05-02 12:52:29 +0800
d765dfb7b9 add __all__ Sebastien Bourdeauducq 2019-05-01 17:05:19 +0800
d84b172245 helloworld_ecp5: add delays between messages Sebastien Bourdeauducq 2019-04-30 15:52:38 +0800
1cf460b56f helloworld_ecp5: fix serial_tx location Sebastien Bourdeauducq 2019-04-30 13:36:09 +0800
7d227ba4c5 Update to SpinalHDL 1.3.3 VexRiscv 1.1 Charles Papon 2019-04-27 19:41:57 +0200
83bbf62f04 nmigen: bump Sebastien Bourdeauducq 2019-04-27 15:00:07 +0800
73ef6dcfe8 yosys: update version number Sebastien Bourdeauducq 2019-04-27 14:59:16 +0800
4052e4ff93 yosys: bump Sebastien Bourdeauducq 2019-04-27 14:45:05 +0800
fe7ee7b58d helloworld_ecp5: fix LPF Sebastien Bourdeauducq 2019-04-27 14:39:34 +0800
263b04245e add continuous build for helloworld examples Sebastien Bourdeauducq 2019-04-26 18:27:06 +0800
5436920008 add ECP5 helloworld Sebastien Bourdeauducq 2019-04-26 18:21:47 +0800
3b2f6a222e cleanup Sebastien Bourdeauducq 2019-04-26 17:42:03 +0800
40eced0136 vivado.nix: revert accidentally committed part Sebastien Bourdeauducq 2019-04-26 17:01:26 +0800

Commit Graph Select branches Hide Pull Requests core_lib master #1 Mono Color

Commit Graph

Select branches

Hide Pull Requests

core_lib

master

#1