|
|
52f663eda6
|
minerva: bump
|
2019-05-13 00:46:43 +08:00 |
|
|
|
05822f0a36
|
simplesoc_ecp5: remove nmigen/#30 workaround
|
2019-05-12 15:01:45 +08:00 |
|
|
|
c77c296e72
|
nmigen: bump
|
2019-05-12 14:58:08 +08:00 |
|
|
|
e74b5dfe00
|
ecp5: use speed grade 8 (versa)
|
2019-05-06 22:44:58 +08:00 |
|
|
|
7ffce5882e
|
add simplesoc_ecp5 to continuous build
|
2019-05-02 12:54:57 +08:00 |
|
|
|
5bc9189709
|
add simplesoc_ecp5 (WIP)
|
2019-05-02 12:53:28 +08:00 |
|
|
|
70638e6d87
|
add wishbone components
|
2019-05-02 12:53:08 +08:00 |
|
|
|
88db84cfd7
|
uart: style
|
2019-05-02 12:52:29 +08:00 |
|
|
|
d765dfb7b9
|
add __all__
|
2019-05-01 17:05:19 +08:00 |
|
|
|
d84b172245
|
helloworld_ecp5: add delays between messages
Otherwise the FTDI UART goes out of sync and corrupts data.
|
2019-04-30 15:52:41 +08:00 |
|
|
|
1cf460b56f
|
helloworld_ecp5: fix serial_tx location
|
2019-04-30 13:36:09 +08:00 |
|
Charles Papon
|
7d227ba4c5
|
Update to SpinalHDL 1.3.3 VexRiscv 1.1
|
2019-04-28 20:49:45 +08:00 |
|
|
|
83bbf62f04
|
nmigen: bump
|
2019-04-27 15:00:07 +08:00 |
|
|
|
73ef6dcfe8
|
yosys: update version number
|
2019-04-27 14:59:16 +08:00 |
|
|
|
4052e4ff93
|
yosys: bump
|
2019-04-27 14:45:05 +08:00 |
|
|
|
fe7ee7b58d
|
helloworld_ecp5: fix LPF
|
2019-04-27 14:39:34 +08:00 |
|
|
|
263b04245e
|
add continuous build for helloworld examples
|
2019-04-26 18:27:06 +08:00 |
|
|
|
5436920008
|
add ECP5 helloworld
|
2019-04-26 18:22:23 +08:00 |
|
|
|
3b2f6a222e
|
cleanup
|
2019-04-26 17:43:31 +08:00 |
|
|
|
40eced0136
|
vivado.nix: revert accidentally committed part
|
2019-04-26 17:01:26 +08:00 |
|
|
|
86e0299200
|
helloworld_kintex7: fix
|
2019-04-26 16:59:19 +08:00 |
|
|
|
a19f0784d0
|
use Elaboratable
|
2019-04-26 16:57:59 +08:00 |
|
|
|
347e858ece
|
helloworld -> helloworld_kintex7
|
2019-04-26 16:56:47 +08:00 |
|
|
|
05974f272d
|
bump minerva
|
2019-04-22 14:40:17 +08:00 |
|
|
|
dd64f92754
|
bump nmigen
|
2019-04-22 14:40:04 +08:00 |
|
|
|
2bd819fcbe
|
roundrobin: use nmigen zero-width signals
|
2019-04-18 11:58:51 +08:00 |
|
|
|
e14031fba6
|
add round-robin arbiter
|
2019-04-17 20:18:41 +08:00 |
|
|
|
034ecc4d99
|
nmigen: run tests in verbose mode
|
2019-04-17 16:08:37 +08:00 |
|
|
|
4dd024942e
|
nmigen: bump
|
2019-04-17 16:08:18 +08:00 |
|
|
|
e3f47815e5
|
rust: add riscv32i
|
2019-04-09 00:48:19 +08:00 |
|
|
|
25fe837684
|
use upstream rust/llvm
|
2019-04-09 00:09:58 +08:00 |
|
|
|
c3992220e5
|
rustc: fix crates compilation
|
2019-04-07 23:16:00 +08:00 |
|
|
|
da982a60cc
|
rustc: add libxml2 dep
|
2019-04-07 00:45:02 +08:00 |
|
|
|
0ef16ba90c
|
llvm: use more up-to-date upstream, build for riscv
|
2019-04-06 21:25:34 +08:00 |
|
|
|
52dbb6275f
|
rust: fix riscv target name
|
2019-04-06 20:06:09 +08:00 |
|
|
|
96b7248514
|
rustc: use more up-to-date upstream, build for riscv
|
2019-04-06 19:16:34 +08:00 |
|
|
|
b913a92a82
|
add rustc (WIP)
|
2019-04-06 18:23:31 +08:00 |
|
|
|
298514fe0a
|
move fetch-llvm-clang.nix into llvm-hx.nix
|
2019-04-06 15:20:49 +08:00 |
|
|
|
1bf9b5eb2b
|
add VexRiscv
|
2019-04-05 18:58:11 +08:00 |
|
|
|
584dba9ed0
|
add scala-spinalhdl
|
2019-04-04 23:44:07 +08:00 |
|
|
|
e56d2ad3c8
|
style
|
2019-04-04 23:43:46 +08:00 |
|
|
|
466d85e719
|
reorganize
|
2019-04-01 11:05:08 +08:00 |
|
|
|
3dd10e6b9b
|
add simple test for UART
|
2019-03-28 19:39:30 +08:00 |
|
|
|
472114c136
|
add binutils
|
2019-03-27 16:55:36 +08:00 |
|
|
|
ed53324019
|
add LLVM and Clang
|
2019-03-27 16:42:07 +08:00 |
|
|
|
7bac1cd3ef
|
minor cleanup
|
2019-03-25 23:41:22 +08:00 |
|
|
|
e047e69f78
|
fix helloworld.nix
|
2019-03-25 23:37:16 +08:00 |
|
|
|
b22aff308a
|
add nix-build results to .gitignore
|
2019-03-25 23:36:52 +08:00 |
|
|
|
ca0707fa88
|
print hello world on UART
|
2019-03-25 16:50:01 +08:00 |
|
|
|
b2bcbd7048
|
add UART example
|
2019-03-25 16:10:07 +08:00 |
|
