Browse Source

README: add nMigen link

pull/1/head
parent
commit
466eed2df9
  1. 1
      README.md

1
README.md

@ -10,6 +10,7 @@ This is work in progress!
Softcore system-on-chip on the Lattice ECP5 Versa board, built with a 100% Verilog/VHDL-free and 100% open source toolchain.
* Everything written in nMigen (https://github.com/m-labs/nmigen/).
* RISC-V 32-bit pipelined core (Minerva by Lambdaconcept).
* 100MHz clock frequency.
* Runs a Rust "hello world" program.

Loading…
Cancel
Save