README: add nMigen link
This commit is contained in:
parent
87b4b357c3
commit
466eed2df9
|
@ -10,6 +10,7 @@ This is work in progress!
|
|||
|
||||
Softcore system-on-chip on the Lattice ECP5 Versa board, built with a 100% Verilog/VHDL-free and 100% open source toolchain.
|
||||
|
||||
* Everything written in nMigen (https://github.com/m-labs/nmigen/).
|
||||
* RISC-V 32-bit pipelined core (Minerva by Lambdaconcept).
|
||||
* 100MHz clock frequency.
|
||||
* Runs a Rust "hello world" program.
|
||||
|
|
Loading…
Reference in New Issue